We have established in-line characterization techniques for analyzing the bulk and interface-charge properties of dielectric films, for process optimization. Surface charge analysis (SCA) is used to determine the densities of interface states, fixed charge, and near-interface traps in ultra-thin dielectrics, and is useful for tracking the influence of post-deposition processing on interface-charge properties. Spectroscopic ellipsometry (SE) is used to obtain the absorption spectra in the conduction band-tail region. The intensity of an extra absorption peak inside the bandgap of HfO 2 is clearly correlated with leakage current density and near-interface trap density. Based on the observed process dependencies, defects within the HfO 2 films are likely to be oxygen vacancies. The relative scalability of HfO 2 and Hf-silicate films of various compositions is examined using a figure of merit based on the direct-tunneling leakage current model. Pure HfO 2 is expected to be more scalable than Hf-silicates. However, it is typically accompanied by an interfacial layer which significantly increases the equivalent oxide thickness (EOT). A 20% Hf silicate with relative permittivity of 11 or higher can be more scalable than HfO 2 with an interfacial layer. Alternatively, an ultra-thin interfacial Si 3 N 4 diffusion barrier can be used with HfO 2 , to allow for more aggressive EOT scaling. The dependencies of interfacecharge properties and surface roughness on the nitride barrier formation process are presented.
INTRODUCTION
The scaling of conventional SiO 2 -based gate dielectrics with transistor gate length is reaching physical limits. Although bulk-Si complementary metal-oxide-semiconductor fieldeffect transistors (CMOSFETs) with physical gate length down to 5 nm have been demonstrated by research groups using SiO 2 as the gate dielectric [1] , high-permittivity (high-κ) gate dielectrics will be necessary for CMOS production beyond the 65 nm technology node, in order to achieve adequately low gate current density [2] . Through many research efforts in past years, the candidate high-κ materials have been narrowed down to hafnium (Hf)-based dielectrics for several reasons. First, HfO 2 is one of a few metal oxides that are predicted to have good thermal stability in contact with Si, from thermodynamic calculations [2] . Transistors with HfO 2 gate dielectrics have been successfully fabricated using a conventional CMOS process flow with either poly-Si [3, 4] or metal [5, 6] as the gate material, and they yield lower gate leakage current density as compared against SiO 2 devices with the same areal gate capacitance. The low diffusivity of Hf in Si is also very attractive; Hf diffusion into Si from Hf 0.42 S i0.58 O 2 was found to be less than 0.5-1.0 nm, even after furnace annealing at 1100 o C for 6 minutes [7] . However, HfO 2 gate-dielectric technology still faces many challenges, including degraded field-effect carrier mobility [8] , crystallization during high-temperature processing [9] , dopant penetration from heavily doped poly-Si gate [10] , Fermi-level pinning at the poly-Si/HfO 2 interface [11] , threshold voltage (V TH ) instability during processing [12] and device operation [13] , and the formation of a low-κ interfacial layer at the HfO 2 /Si interface [14] . In order to alleviate these issues, the incorporation of nitrogen [15] and/or the use of Hf-silicates [16] or Hf-aluminates [17] have been investigated. The optimal gate-material composition is still not known, however.
For integration of Hf-based gate-dielectric materials into a CMOS fabrication process, the accurate evaluation of dielectric charge properties is necessary to guide optimization efforts. We have established relatively simple in-line methodologies for characterizing interface properties and bulk defects in thin dielectric films, and use these techniques to assess various HfO 2 formation processes. The scalability of Hf-silicates as compared to HfO 2 is compared using a direct tunneling current model and published material properties. To provide an ultra-thin interfacial layer with a high-quality Si interface, the formation of thermal Si 3 N 4 is investigated.
CHARACTERIZATION OF INTERFACE AND BULK CHARGE PROPERTIES
Analysis of interfacial and bulk charge using surface charge analysis [18] Conventional capacitance-vs.-voltage (C-V) measurement of simple MOS test structures with ultra-thin dielectrics is difficult due to high leakage current as well as phenomena such as gate depletion, quantum-mechanical effects, and series resistance. In addition, as the areal gate capacitance increases, the measurement resolution for interface-state density (D IT ) decreases. For example, 10 10 cm -2 resolution in D IT for a 1.0 nm EOT dielectric would correspond to only 7 mV in a C-V plot, which is unrealistic. In contrast, surface charge analysis (SCA) is insensitive to sample thickness for characterization of interface properties. Figure 1 depicts the SCA measurement setup. The depletion-layer width W DEP at the silicon surface is measured by sensing the AC surface current induced by chopped light (λ=510nm) incident on the silicon wafer [19, 20] . By changing the bias voltage, the Si surface condition can be modified to be in inversion, depletion, or accumulation, similarly to the C-V method. Since the electrode is separated from the sample by a 10-µm-thick Mylar film, its small probe capacitance is dominant and leakage current is also suppressed. Hence, the induced charge Q IND is easily calculated from 
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the applied bias, and a W DEP -Q IND plot is generated. The measured data is analyzed using classical MOS device physics without correction for quantum-mechanical effects and gate depletion. An SCA-2000 system (SemiTest Inc.) with measurement resolution ~5x10 9 cm -2 , was used in this study. Figure 2 shows the W DEP -Q IND (depletion-width vs. induced-charge) plot for a 6.4-nm HfO 2 film formed by CVD using Hf t-butoxide as a precursor. The bias voltage was swept initially from neutral to inversion (curve 1), then from inversion to accumulation (curve 2), and finally from accumulation to neutral (curve 3). The transition between accumulation and inversion surface conditions is very clear. Q FB (flat band charge, corresponding to fixed charge when mobile and bulk trapped charges are negligible) and the distribution of interface states, D IT (E), can be calculated from the Debye length, L D , and slope of the curve, dQ IND /dW DEP , as follows [20, 21] :
where q, ε s , Nsc, E F , E i , Ψ s , and n i are electronic charge, permittivity of the substrate, dopant concentration of the substrate, Fermi energy level, intrinsic Fermi energy level, surface potential, and intrinsic carrier concentration, respectively. Hysteresis due to slow charge traps is also evident. Notably, the exact same curves are traced when the measurement is repeated. Hence, electron trapping and hole trapping can account for the observed shifts in the negative-and positive-Q IND directions, respectively. The trap densities can be quantified from Q FB differences between initial neutral-to-inversion sweep (curve 1) and inversion-to-accumulation sweep (curve 2) for electrons, and neutral-to-inversion sweep (curve 1) and accumulation-to-neutral sweep (curve 3) for holes, respectively. In Figure 3 , the D IT distributions for HfO 2 and thermal SiO 2 films are compared. The SCA can be used to evaluate even a bare sample, so the distribution for an HF-cleaned Si surface is also shown. Interestingly, it is almost identical to that for the HfO 2 film, which suggests that the Si surface after pre-cleaning was preserved (not passivated) during the HfO 2 CVD process. By evaluating the thickness dependence of the extracted properties, the SCA can be also used for characterization of bulk properties. Figure 4 shows the dependence of Q FB on HfO 2 thickness, for different deposition conditions. The data indicate that ~5x10 11 cm -2 negative charge is localized at the HfO 2 /Si interface, while ~10 17 cm -3 positive charge is uniformly distributed in the bulk.
Utilizing its in-line measurement capability, SCA was used to track changes in interface properties after post-deposition processing. ). This indicates that the HfO 2 /Si interface can be degraded before the gate material is deposited, due to exposure to residual oxygen (moisture) at elevated temperature in the furnace. These findings suggest that, once captured inside the HfO 2 film, the oxygen cannot be released in UHV and it degrades the interface during subsequent thermal processing steps. Hence, any time delay after HfO 2 film preparation and loading into the gate deposition system must be carefully controlled to maintain good quality. Figure 6 shows that the interface quality can be improved by a forming gas anneal (FGA) [22] in H 2 /N 2 at 400 o C for 2 min. Although negligible change is seen near E V , a 5× reduction in D IT is seen near E C . Reduction of interface states after forming gas anneal.
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Detection of bulk defects by spectroscopic ellipsometry [23] Bulk dielectric traps are a significant concern for reliability [24] as well as V TH instability due to charge trapping during device operation [13] . The physical origin of traps in HfO 2 is not clear. For Ta 2 O 5 , which is currently used as the dielectric in DRAM capacitors, oxygen vacancies are known to be the main source of bulk defects [25] . According to a theoretical calculation, 1-5% non-stoichiometry is very critical for energetic states of traps [26] . Although currently available physical analysis tools are useful for detecting trace amounts of impurities, it is very difficult to unambiguously determine non-stoichiometry of thin films. We investigate non-stoichiometry effects in HfO 2 by comparing the optical absorption spectra against electrical characteristics.
In order to eliminate the influence of impurities, the HfO 2 films were formed by oxidation of sputter-deposited pure Hf. The oxidation conditions were varied in order to control the oxidation state of the HfO 2 . A spectroscopic ellipsometer (SOPRA model GES5) was used to measure the HfO 2 absorption spectra immediately afterwards, using the data inversion method [28] in which the film thickness is determined by fitting the raw measurement data in the longwavelength range (250-800nm) and the refractive index (n) and extinction coefficient (k) near the band edge were calculated using the determined thickness and raw data in the shortwavelength range (195-250nm). Figure 7 shows the absorption spectra for several HfO 2 films. Since HfO 2 has an indirect band gap, (α hν n) 1/2 vs. hν is plotted, where α, hν, and n are the absorption coefficient, photon energy, and refractive index, respectively. The absorption characteristics near the band edge clearly reflect differences in film quality. The extracted optical band gaps were 5.49, 5.66, and 5.72 eV for Hf oxidized at 500, 600, and 700 o C, respectively. This increase in band gap can be attributed to a reduction of defects in the band-tail region. An extra absorption peak due to electron transitions from the valence band to trap states is observed within the band gap. This extra peak is drastically reduced with increasing oxidation temperature. It should be noted that the observed band gap and trap energy level (1.2 eV below E C ) match very well with reported values by other groups [29, 30] . Figures 8 and 9 compare electrical characteristics of the HfO 2 films formed under various oxidation conditions. Difference factors for the leakage current and near-interface trap density extracted from C-V hysteresis are as large as >10 4 and >10 2 , respectively. The improvement in electrical characteristics with increased oxidation temperature is attributed to a reduction in trap density, as evidenced by the diminished intensity of the extra absorption peak.
Trap generation due to oxygen vacancies in metal oxides can be qualitatively explained by the nature of chemical bonding in these films (Figure 10) . In an octahedral bonding geometry for a transition metal (TM) atom and six oxygen (O) atom neighbors, the top of the valence band and the lowest conduction band of the transition metal oxide (TMO) is derived from non-bonding π-orbitals of O 2p states and TM nd orbitals, respectively [31] . Considering that the electric potential at point defects is strongly localized [32] , the nature of the TMO electronic states at the oxygen vacancy sites should be close to the original TM atomic states. Hence, the oxygen vacancy sites should have lower energy level and serve as electron traps. Valance and conduction bands, originated from the atomic orbital of oxygen and metal atoms, are shifted downwards and upwards, respectively, by the formation of chemical bonding and band structure. Since a metal atom at oxygen deficiency sites retains nature of atomic orbital, its energy level is located inside the band gap (slightly below conduction band) of the metal oxide.
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COMPOSITIONAL DEPENDENCE OF SCALABILITY OF HF X SI 1-X O 2 [32] Although Hf-based dielectrics are very promising for gate-dielectric application, the optimal material composition is still not clear. Hence, we examine here the EOT scalability of Hf-silicates as a function of composition. The direct tunneling gate current density in CMOS transistors under inversion bias conditions can be accurately modeled by a semi-empirical equation [33, 34] based on the solution of Schrödinger's equation for a trapezoidal barrier using the W.K.B. approximation. To first order, the gate dielectric leakage current density is given by the equation [35] ( ) 1/2 •κ can be used to predict the scaling limit of various dielectrics. It should be noted that φ B is the lower value of the conduction-band offset φ CB and the valence-band offset φ VB , and that φ CB is relevant for Hf-silicate scaling. Thus, m eff , φ CB , and κ values across the range of Hf-silicate compositions are needed to study the compositional dependence of leakage current.
For m eff , no data has been reported yet for Hf-silicates. Even for SiO 2 , different values (0.37 by Krieger et al. [36] and 0.50 by Weinberg [37] , for example) have been reported. However, Lee et al. [33] found that the direct tunneling model used in this study shows good agreement with thin SiO 2 leakage data by assuming m eff to be 0.40, and similarly Yeo et al. [35] extaracted m eff of HfO 2 to be 0.17. Therefore, a linear correlation is simply assumed for Hfsilicates, Hf x Si 1-x O 2 , in this study as follows;
The relationship between φ CB and composition is discussed next. Although no direct reports on φ CB are available for Hf-silicates, bandgap measurements have been performed. Figure 11 (a) plots the compositional dependence of the optical bandgap for Hf-silicates and zirconium(Zr)-silicates obtained from two different groups [38, 39] . The values for Hf-silicates obtained using two different techniques (VUV absorption and spectroscopic ellipsometry) match very well: the optical bandgap decreases with increasing HfO 2 content, at a rate of ~50meV/%, in the range 0~64%, and is constant at ~5.7eV for HfO 2 content greater than 64%. Zr-silicates exhibit a very similar trend. According to theoretical calculations [28] , the band offsets of HfO 2 , ZrO 2 , Hf 0.5 Si 0.5 O 2 and Zr 0.5 Si 0.5 O 2 are estimated to be φ CB =? 1.5eV, 1.4eV, 1.5eV, and 1.5eV, and φ VB = 3.4eV, 3.3eV, 3.4eV, and 3.4eV, respectively. The similarity of these materials is thought to originate from the nature of chemical bonding and the similarity in electronic configurations of Hf and Zr atoms; conduction and valence band levels originate from the Zr 4d or Hf 5d and O 2pπ? orbitals, respectively [30] . For Zr-silicates, detailed data of φ VB is available [40] . This data can be used together with the bandgap data in Figure 11 (a) to obtain the compositional dependence of the band offsets for Zr-silicates shown in Figure 11(b) . Based on the similarity in electronic configurations of the two atoms, it is assumed that Hf-silicates exhibit similar band-D7.6.7 offset behavior, for the purpose of estimating the direct tunneling current. It should be noted that a 0.2eV error in φ CB impacts the f value by ~6% at most.
Published permittivity data [38, 39, [41] [42] [43] [44] for Hf-silicate films are plotted as a function of composition in Figure 12 . Presumably due to the difference in film preparation methods, the data variation is too large to allow for the correlation to be modeled by a single curve. Three cases are therefore examined here: case 1 [42] and case 3 [39] have been assumed by other groups; a linear correlation is included as an intermediate case in this study. Figure 13 shows how f varies with Hf-silicate composition for each of the cases shown in Figure 12 . The dependence of the EOT scaling limit on f and the leakage current specification is plotted in Figure 14 [35] . Although the behavior of f at intermediate compositions is totally different for each case, HfO 2 provides the highest f value in each of the three cases. Hence, pure HfO 2 is the most scalable gate-dielectric material, if it is used as a sole dielectric layer on top of Si.
The implication of this study is complicated by the fact that a low-κ oxide layer usually forms at the interface between HfO 2 and Si during the high-temperature annealing steps in a typical CMOS fabrication process. Figure 15 shows the compositions of typical interface layers, derived from TEM/EELS analysis [42] for an RT-CVD (rapid thermal chemical vapor deposited) HfO 2 film. It can be seen from this figure that interfacial layers account for 1.0nm EOT, corresponding to as much as ~70% of the total EOT, and that their combined effective f is 7.51 (weighted sum of f values [45] obtained using the case 1 relationship for κ? ). The existence of an interfacial layer can therefore affect the choice of material for gate dielectric scaling.
A single layer of Hf-silicate with ~20% HfO 2 is possible optimal solution, since the peak value of f in Figure 13 for this composition, obtained using case 1 from Figure 12 , is almost comparable to that for pure HfO 2 . Wilk et al. [44] reported that the permittivity of 20% Hfsilicate is 11, and that it remains amorphous without forming any interfacial layers after 1050 o C, 20 sec annealing. Hence, it could provide a more straightforward pathway for scaling EOT as compared to pure HfO 2 with an interfacial layer. [40] , together with the optical bandgap data in Figure 11 (a), the conduction band levels were determined. Zr-silicate VB from ref [40] Si CB Si VB Zr-silicate CB from ref [40] & Fig.11 (a) Energy from Si VB (eV) Zr/Zr+Si (%)
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Alternatively, the use of an ultra-thin (EOT < 1.0 nm) Si 3 N 4 interfacial layer underneath HfO 2 is another possible optimal solution. Si 3 N 4 has f values of 7.7 and 6.5 for electron conduction-band tunneling and hole valence-band tunneling, respectively. From the band offsets of Si 3 N 4 (φ CB = ? 2.4eV; φ VB = 1.8eV) and HfO 2 (φ CB = ? 1.5eV; φ VB = 3.4eV) [28] , it would appear that these two materials stacked together would be effective for suppressing leakage. In addition, the Si 3 N 4 interfacial layer can serve as an effective diffusion barrier to prevent the formation of Hf-silicates [3] . [46] Due to self-limiting growth, the formation of ultra-thin Si 3 N 4 is feasible by thermal nitridation of Si in NH 3 ambient. Indeed, NH 3 pre-treatment prior to HfO 2 deposition has been demonstrated to be effective for achieving small EOT [3] . In addition, HfO 2 with NH 3 pre- Figure 14 Relation of figure of merit and achievable EOT for different leakage current specifications [35] .
OPTIMIZATION OF NH 3 PRE-TREATMENT OF SI SURFACE
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Figure 15
Interfacial layers for RT-CVD HfO 2 on Si [42] . The figures of merit were calculated using the case1 model in Figure 12. D7.6.9 treatment has been found to exhibit superior hot-carrier reliability over conventional SiO 2 in deep sub-micron NMOSFETs [47] . However, degraded field-effect mobility [22] is an issue for the NH 3 -treated Si surface. Improvement of interface charge properties is likely the key to alleviating this problem. The required Si 3 N 4 layer thickness to prevent the formation of Hfsilicate is presently unknown. Upward diffusion of Si through an ultra-thin silicon nitride layer (formed by annealing Si in NH 3 at 700 o C) into HfO 2 has been observed via SIMS analysis [42] . The aforementioned SCA technique can be applied to characterize the NH 3 pre-treatment process. . Whereas the as-prepared nitride film exhibits a very shallow slope in the initial sweep due to the existence of charge traps, characteristics obtained for the film after high-temperature annealing are much more promising. The density of charge traps is reduced enough so that the depletion layer can reach its maximum depth in the initial sweep. Discrepancies between the second and the third sweeps indicate the existence of bulk traps (energetically located outside the Si band gap). The fact that the beginning of the first sweep and the end of the third sweep coincide (in contrast to the characteristics seen in Figure 2) indicates that the film has only electron traps. Interestingly, the characteristics of the film after re-annealing in hydrogen ambient are very close to those observed for the as-prepared film. It has been shown that N-H bonds in oxynitride serve as electron traps [48] , so the physical origin of the traps in ultra-thin nitride is likely N-H bonds. Figure 15 plots the post-nitridation annealing temperature dependences of D IT , Q F , and Q T . The improvement in interface quality with increasing anneal temperature is very clear. The influence of post-nitridation annealing on surface morphology was also studied using an atomic force microscope (AFM). Figure 16(a)-(c) show AFM images of as-prepared and annealed nitride films and Figure 16(d) shows surface profiles of each sample and native oxide on Si as a control. The surface of the as-grown nitride (Figure 16(a) ) is relatively rough and the observed z-range is almost comparable to the film thickness optically measured (~1.2nm), indicating that the film is discontinuous and contains many pinholes. The spike anneal ( Figure 16(b) ) dramatically reduces RMS (root mean square) roughness from 0.24nm to 0.08nm and an atomically flat surface was achieved. The reduction in pinhole density should improve the diffusion barrier property of the silicon nitride layer to suppress Hf-silicate interfacial layer. The surface is roughened after annealing for 30s ( Figure 16(c)) , however, likely due to agglomeration by island formation. Thus, post-nitridation annealing conditions must be carefully chosen so that the agglomeration is avoided. 
CONCLUSIONS
In-line characterization techniques for analyzing the bulk and interface-charge properties of dielectric films have been developed, and have been applied to optimize HfO 2 formation processes. Surface charge analysis (SCA) indicates the existence of near-interface traps for both electrons and holes, localized negative fixed charge at the HfO 2 /Si interface and uniformly distributed positive charge in the bulk. Degradation of the HfO 2 /Si interface after film formation, as well as improvement by FGA, was clearly observed. Time delay after film preparation and loading into the gate deposition system must be carefully controlled to maintain good quality. Spectroscopic ellipsometry (SE) shows an extra absorption peak within the bandgap of HfO 2 . Its intensity is clearly correlated with Hf oxidation conditions, leakage current and near-interface trap densities. Hence, the defects within the HfO 2 films are likely oxygen vacancies. Reduction of oxygen vacancies thus appears to be important for reducing leakage current and charge trapping.
The scalability of Hf-silicate films as a function of composition was studied using the direct tunneling leakage current model and published material properties. Pure HfO 2 is predicted to have an advantage over Hf-silicates. If a relative permittivity of 11 can be achieved, however, 20%Hf-silicate can be more scalable than pure HfO 2 with a thick (EOT > 1.0nm) interfacial layer. The use of an ultra-thin interfacial Si 3 N 4 layer underneath HfO 2 which also serves as a diffusion barrier is a promising approach to minimizing EOT, because the figure of merit for Si 3 N 4 is higher than that for a typical interfacial layer which forms between HfO 2 and Si. A high-quality Si 3 N 4 barrier layer (with low interface charge and smooth surface) can be formed by thermal nitridation of Si followed by spike annealing.
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